# SAMSKRUTI COLLEGE OF ENGINEERING & TECHNOLOGY



## (Approved by AICTE, New Delhi & Affiliated to JNTUH.)

**Kondapur(V), Ghatkesar(M), Medchal(Dist)**

**Handout**

**Subject Name: Digital Electronics**

**Prepared by (Faculty (s) Name):**

**K.DEEPA, Asst.Professor ECE**

**Year and Sem, Department:II Year II Sem,EEE**

**Unit-I: FUNDAMENTAL OD DIGITAL SYSTEMS AND LOGIC FAMILIES**

**Important points / Definitions: (Minimum 15 to 20 points covering complete topics in that unit)**

* Number system is a basis for counting varies items. Modern computers communicate and operate with binary numbers which use only the digits 0 &1. Basic number system used by humans is Decimal
* The human beings use decimal number system while computer uses binary number system. Therefore it is necessary to convert decimal number system into its equivalent binary
* In digital computers to simplify the subtraction operation & for logical manipulation complements are used. There are two types of complements used in each radix system (r,r-1)
* Binary codes are codes which are represented in binary system with modification from the original ones
* A code is said to be reflective when code for 9 is complement for the code for 0, and so is for 8 and 1 codes, 7 and 2, 6 and 3, 5 and 4. Codes 2421, 5211, and excess-3 are reflective, whereas the 8421 code is not
* A code is said to be sequential when two subsequent codes, seen as numbers in binary representation, differ by one. This greatly aids mathematical manipulation of data. The 8421 and Excess-3 codes are sequential, whereas the 2421 and 5211 codes are not.
* The gray code is a reflective digital code which has the special property that any two subsequent numbers codes differ by only one bit
* The simplest techniques for detecting errors is that of adding an extra bit known as parity bit to each word being transmitted.Two types of parity**:** Oddparity**,** even parity
* A code is said to be an error –correcting code, if the code word can always be deduced from an erroneous word
* Alphanumeric codes are ASCII code & EBCDIC code.
* Boolean algebra is a system of mathematical logic. It is an algebraic system consisting of the set of elements (0, 1), two binary operators called OR, AND, and one unary operator NOT. It is the basic mathematical tool in the analysis and synthesis of switching circuits
* **Commutative law** Law1: A+B=B+A Law2: A.B=B.A
* **Associative law** Law1: A + (B +C) = (A +B) +C Law2: A(B.C) = (A.B)C
* **Distributive law** Law1: A.(B + C) = AB+ AC Law2: A + BC = (A + B).(A +C)
* **Consensus Theorem** Theorem1. AB+ A’C + BC = AB + A’C Theorem2. (A+B). (A’+C).(B+C) =(A+B).( A’+C)

# SAMSKRUTI COLLEGE OF ENGINEERING & TECHNOLOGY



## (Approved by AICTE, New Delhi & Affiliated to JNTUH.)

**Kondapur(V), Ghatkesar(M), Medchal(Dist)**

**Short Questions (Minimum 10 previous JNTUH Questions – Year to be mentioned)**

1. What is diminished radix complement(May 2019)
2. What is Gray code? (Dec 2018)
3. Distinguish between canonical and standard forms by giving an example(Dec 2017)
4. How do you obtain dual of an expression(Dec 2018)
5. Construct AND, OR and NOT gate using universal gates ( May 2018)

## What are the basic operations of Boolean Algebra(Dec 2014)

1. Implement Ex-OR with NAND gates( May 2018)
2. What are the simplest technique used for detecting errors(Dec 2016)
3. Find the 2s complement of -7 **(May 2015 )**
4. Define logic Gate & Logic Family?
5. Draw the circuit of Totem-pole TTL NAND gate (Dec 2018)
6. Define Noise Margin and fan out (June 2019)
7. What are the defining characteristics of digital logic families (Dec 2018)
8. Which of the parameters decide the fan out and how (Dec 2017)

## Define Positive Level and Negative Level?

1. What are the demerits of TTL?
2. Draw CMOS Inverter Circuit?
3. What are the advantages of MOS over bipolar Logic Familes?
4. State advantages of CMOS Logic Family?
5. Implement Ex-NOR gate using only NAND gates (Dec 2016)

**Long Questions (Minimum 10 previous JNTUH Questions – Year to be mentioned)**

1. Covert 105.1510 to binary, octal, hexadecimal (Dec 2018)
2. With an example show how Hamming Code can be used to correct single error (April 2018)
3. What are the various logic gates, give the representation along with the truth table.

b) What is the use of complements? Perform subtraction using 7’s complement for the given Base-7 numbers (565)-(666). (Dec 2017)

1. Generate 4 bit gray code directly using mirror image property (Dec 2018)
2. Convert (657)8 into decimal.

Convert (2348)10 into hexa decimal(May 2018 )

1. Convert 110001.1010010 into hexadecimal. Convert (423.25)10 into Hex. Simplify A(B+C)+AB+ABC

Write the truth table and symbols of AND and OR gates(May 2018)

1. Convert the hexadecimal number 64CD H to binary and then convert it from binary to octal (Jun 2019)
2. Write the properties of XOR gates.

Convert (A0F9.0EB)16 to decimal, binary, octal (May 2019)

1. Using 2′s complement perform (42)10 – (68)10. (Dec 2016)
2. Implement the function with AND, OR, and NOT gates given the Boolean expression F= x y + x′ y′ + y′ z.

Discuss the basic theorems of Boolean algebra with necessary proofs (Dec 2018)

1. Compare CMOS, TTL and ECL with reference to logic levels, DC noise margin, and propagation delay and fan-out (Dec 2018)
2. Draw ECL Nor Gate?
3. Draw CMOS 2-Input Nand Gate?
4. Draw and explain the working of two input TTL NAND gate and list advantages of totem Pole output stage
5. Draw CMOS 2-Input Nor Gate?
6. Draw and explain Circuit of AND,OR Using Diode ?
7. Explain Interfacing of Cmos With TTL ,TTL With Cmos?
8. Draw RTL Based AND,OR Gate?
9. Compare the difference between all Logic Families with all Parameters?
10. Draw and explain 2- Input AND,Or & Inverter Using CMOS ?

# SAMSKRUTI COLLEGE OF ENGINEERING & TECHNOLOGY



## (Approved by AICTE, New Delhi & Affiliated to JNTUH.)

**Kondapur(V), Ghatkesar(M), Medchal(Dist)**

**Fill in the Blanks / Choose the Best: (Minimum 10 to 15 with Answers)**

1. The A+A│B= **A+B**
2. Excess -3 Code of 9 is **1100**
3. Universal Gates are **Nand & Nor**
4. Nibble : **4 Bits**
5. Abbreviate ASCII **American Standard Code for Information Interchange**
6. Self Complementing Code :**2421,Excess-3**
7. BCD Means :**Binary Coded Decimal**
8. Consensus Theorem : **AB+ A’C + BC = AB + A’C**

9. Encode ECE in ASCII : **(100 0101 100 0011 100 0101)**

10. Duality Theorem : **A.A’ =0 ,A+A’=1**

# SAMSKRUTI COLLEGE OF ENGINEERING & TECHNOLOGY



## (Approved by AICTE, New Delhi & Affiliated to JNTUH.)

**Kondapur(V), Ghatkesar(M), Medchal(Dist)**

**Unit-II: Combinational Digital Circuits**

**Important points / Definitions: (Minimum 15 to 20 points covering complete topics in that unit)**

## The process of simplifying the algebraic expression of a boolean function is called **minimization**

* Group May be Horizontal,Vertical But not Diagonal
* After grouping the cells ,the sum terms which appear in the K-Map are called as Prime Implicant groups
* Don’t Care Conditions may be taken into Consideration or not for minimization technique
* SOP(Sum of Products ),POS (Product of Sums) are the Canonical Forms
* Combination Circuit does not have Feedback and depend on Input Values
* Full Adder is the Circuit which adds the 3 Bits & gives output as Sum ,Carry
* Parallel adder is Ripple carry adder in which carry output of each full adder in connected to the carry input of next higher order Stage
* Magnitude comparator is the Circuit which Compares the magnitude of two binary numbers
* Decoder used in Code Converters,BCD to Segment Display,Address Decoding
* Each square or rectangle made up of the bunch of adjacent minterms is called a subcube.
* Each of these subcubes is called a Prime implicant
* The PI which contains at leastone which cannot be covered by any other prime implicants is called as Essential Prime implicant (EPI).

**Short Questions (Minimum 10 previous JNTUH Questions – Year to be mentioned)**

1. How many adjacent cells are there to each cell in a n variable K-map(May 2019)
2. What is Minterms and Maxterms(May 2019)
3. Write the truth table of half adder (May 2018)
4. Draw half subtractor circuit (May 2018)
5. Compare a decoder with a demultiplexer(Dec 2018)
6. Define combinational circuits and give examples.(May 2018)
7. Differentiate between combinational and sequential circuits(May 2018)
8. Draw the diagram of 4-Bit Parallel adder cum parallel subtractor.(Dec 2017)
9. What is code converter? (Dec 2016)
10. Explain about Multiplexers with three-state gates (June 2019)

**Long Questions (Minimum 10 previous JNTUH Questions – Year to be mentioned)**

1. Minimize the following expressions using K-map and realize using NAND Gates. f = Σ m (1,3,5,8,9,11,15) +d (2,13) (May 2019)
2. Express the complement of the following function F in sum of minterms form F(A,B ,C, D) = Σ(2, 4, 7, 10, 12, 14)

Show that the dual of the exclusive OR is equal to its complement(June 2019)

1. Design half adder using only NAND gates.

Design a combinational circuit which converts BCD to Excess-3 code.(May 2018)

1. Find all the prime implicants for the Boolean function. F(w,x,y,z)=Σ(0,2,4,5,6,7,8,10,13,15) and find which are essential.

Simplify BD+BCD′+AB′C′D′ and implement using two level NAND gates( April 2018)

1. Derive the product of maxterms for f(a,b,c,d)=a.b.c+ b′.d+c.d′.

Derive and Implement Exclusive OR function involving three variables using only NAND function(May 2017)

1. Draw a NAND logic diagram that implements the complement of the following function: F(A,B,C,D) = Σ(0, 1, 2, 3, 6, 10, 11, 14).

Find the minterms of the following Boolean expressions by first plotting each function in a map: (i) xy + yz + xy'z (ii) C'D + ABC' + ABD' + A'B'D(May 2019)

# SAMSKRUTI COLLEGE OF ENGINEERING & TECHNOLOGY



## (Approved by AICTE, New Delhi & Affiliated to JNTUH.)

**Kondapur(V), Ghatkesar(M), Medchal(Dist)**

1. Design and implement a Full adder using two half adders and OR gate(Dec 2018)
2. Design a 4:16 decoder using 3:8 decoders with its structural diagram(Dec 2018)
3. What is Multiplexer? Implement a full subtractor with two 4×1 multiplexers (Dec 2018)
4. Design a combinational circuit with three inputs, x, y and z and three outputs, A, B and C. When the binary input is 0, 1, 2, or 3, the binary output is one greater than the input. When the binary input is 4, 5, 6, or 7, the binary output is two less than the input (May 2019)
5. Design a 2 bit magnitude comparator.

Implement 4\*16 decoder using two 3\*8 decoders(April 2018)

1. Construct 4×16 line decoder using 3×8 line decoders. Design a BCD to Excess-3 code convertor(April 2018)

**Fill in the Blanks / Choose the Best: (Minimum 10 to 15 with Answers)**

1. Full Adder Consists of Xor Gate and And Gate
2. Multiplexer has n Selection lines
3. The gate used at the ouput of SOP Function is Or Gate
4. The number of Combinations used in n variable function is 2n
5. **Quad** is a group of four adjacent cells in K Map
6. Diagonal Grouping in K-Map is called as **Illegal gouping**
7. **Priority Encoder** is an encoder circuit that includes the priority function
8. Number of data ouputs in demultiplexer **is** 2n
9. Application of Multiplexer is i) Data selector ,Frequency Multiplexing
10. Alternate Name of Tabular Method is **Quin Mc –Cluskey Method**

**Unit-III: Sequential Circuits and Systems**

**Important points / Definitions: (Minimum 15 to 20 points covering complete topics in that unit)** Sequential circuits are divided into two main types: **synchronous** and **asynchronous**



***Synchronous*** sequential circuits change their states and output values at discrete instants of time, which are specified by the rising and falling edge of a free-running **clock signal**



Latches and flip-flops are the basic elements for storing information. One latch or flipflop can store one bit of information



There are basically four main types of latches and flip-flops: SR, D, JK, and T. The characteristic equation of the JK flip-flop is Q\* = J.Q' + K'.Q



**Propagation Delay Time:** is the interval of time required after an input signal has been applied for the resulting output change to occur



**Set-up Time: i**s the minimum interval required for the logic levels to be maintained constantly on the inputs (J and K, or S and R, or D) prior to the triggering edge of the clock pulse in order for the levels to be reliably clocked into the flip-flop



**Applications of flip-flops is** Frequency Division**,** Parallel data storage, Serial data storage



The Master-Slave Flip-Flop is basically two gated SR flip-flops connected together in a series configuration with the slave having an inverted clock pulse. The outputs from Q and Q from the "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the Master" flip-flop being connected to the two inputs of the "Slave" flip-flop



**shift register** is a cascade of flip-flops sharing the same clock, in which the output of each flip-flop is connected to the "data" input of the next flip-flop in the chain, resulting in a circuit that shifts by one position the "bit array" stored in it



# SAMSKRUTI COLLEGE OF ENGINEERING & TECHNOLOGY



## (Approved by AICTE, New Delhi & Affiliated to JNTUH.)

**Kondapur(V), Ghatkesar(M), Medchal(Dist)**

 Shift registers can have both parallel and serial inputs and outputs. These are often configured as **serial-in, parallel-out** (SIPO) or as **parallel-in, serial-out** (PISO)

A bidirectional shift register is one which the data bits can be shifted from left to right or from right to left



If the register has both shifts and parallel load capabilities, it is referred to as a universal shift registers



**Counter** is a device which stores (and sometimes displays) the number of times particular event or process has occurred, often in relationship to a clock signal Asynchronous (ripple) counter – changing state bits are used as clocks to subsequent state flip-flops



Up/down counter – counts both up and down, under command of a control input Ring counter – formed by a shift register with feedback connection in a ring Johnson counter – a *twisted* ring counter



**Short Questions (Minimum 10 previous JNTUH Questions – Year to be mentioned)**

1. Compare latch and flip flop (June 2019)
2. List out the drawbacks of ripple counters (June 2019)
3. Define the following terms of a flip flop

Hold time ii) Set up time iii) Propagation delay time

1. Draw the circuit diagram of Ring counter (April 2018)
2. Explain clear and preset inputs (April 2016)
3. Compare synchronous and Asynchronous counters (Nov 2016)
4. What is race around condition (Nov 2016)
5. What are the basic types of shift register (Nov 2018)
6. Show the excitation table and truth table of JK flip flop(Nov 2017)
7. Explain about characterstic equation for jk flip flop (June 2019)

**Long Questions (Minimum 10 previous JNTUH Questions – Year to be mentioned)**

* 1. Explain the operation of R-S master slave flip flop. Explain its truth table(June 2019)
  2. Explain the operation of clocked SR flip-flop with its characteristic table. (Dec 2018)
  3. Design and explain Johnson counter ,Explain 3-bit Ripple Counter (April 2018)
  4. Realize D-FF and T-FF using JK-FF. Draw the logic diagrams with their truth tables (Dec 2016)
  5. Draw and explain the circuit diagram of positive edge triggered J-K flip-flop using NOR gates with its truth table. How race around conditions are eliminated? (Dec 2018)
  6. What do you mean by universal shift register? Draw and explain its circuit diagram and operation (Dec 2018)
  7. Design a 4-bit Ring Counter. b) Design a T flip-flop using JK flip-flop. Use k-maps for the design(May 2018)
  8. Explain the operation of 4-bit Johnson counter using D-flip flops with the help of bit pattern(Nov 2018)
  9. Design a 4 bit synchronous counter with D flip - flops and explain its working(May 2019)
  10. Discuss the design procedure for the clocked sequential circuits(Dec 2018)

# SAMSKRUTI COLLEGE OF ENGINEERING & TECHNOLOGY



## (Approved by AICTE, New Delhi & Affiliated to JNTUH.)

**Kondapur(V), Ghatkesar(M), Medchal(Dist)**

**Fill in the Blanks / Choose the Best: (Minimum 10 to 15 with Answers)**

1. **Maximum Clock Frequency** is the highest rate that a flip-flop can be reliably triggered
2. **Level Trigger** is used in Latch
3. Register is the device which stores group of information

## serial in-serial out (SISO) **shift registers**, in which data is input serially until it reaches the output

1. Serial adder is the adder used in Sequential Circuit
2. Applications of Flipflop : Frequency Division**,** Parallel data storage, Serial data storage
3. *Synchronous* sequential circuits change their states and output values at discrete instants of time, which are specified by the rising and falling edge of a free-running clock signal
4. Alternative name of Asynchronous Counter is Ripple Counter

## D Flip Flop is used in Buffer Register

1. Universal Shift Register is the register which has both right ,Left Shft and also Parallel Load Capabilities